To implement synchronous and asynchronous counters using Verilog HDL.(RING & JOHNSON)
Program of 4 Bit synchronous ring Counter using Behavior Model: module Counter_4Bit ( clk ,re…
Explore more »
To develop T flipflop using Verilog HDL
Program: module t_ff (input t,clk,output reg q); wire q_bar; not(q_bar,q); initial begin q = 1…
Explore more »
To develop JK flipflop using Verilog HDL
Program: module jk_ff ( input j,k,clk, output reg q ); wire q_bar; not(q_bar,q); always@(po…
Explore more »
To develop D flipflop using Verilog HDL
Program: module d_ff (input d,clk, output reg q ); wire q_bar ; not(q_bar,q) ; always@(posedg…
Explore more »
To develop SR flipflop using Verilog HDL
Program module sr_ff ( input s,r,clk, output reg q ); wire q_bar; not(q_bar,q); always@(posed…
Explore more »
To Design and verify a model for 32 bit ALU using verilog HDL
Program of 32-bit ALU: module alu( a, b,cout,opcode,zout ); input [31:0] a,b; outputcout; input[2:0…
Explore more »
To design and verify the truth table of a 4:1 multiplexer and 1:4 demultiplexer using Xilinx software.
Multiplexer module multiplexer4_1 ( I0 ,I1 ,I2 ,I3 ,S1 ,S2 ,Y ); output Y ; input I0 ; input I1…
Explore more »
To implement a decoder and encoder combinational circuits using Verilog HDL
Program of 4 to 2 Encoder: moduleencoder4_2 ( a ,b,c,d,x,y); output x ; output y ; input a ; …
Explore more »
To implement half-adder and full-adder combinational circuits using Verilog HDL.
Program of Half Adder: Gate Level Modelling: Module halfadder(a, b, sum, carry); inputa,b; output s…
Explore more »